Continued Relevance of Bit-Level Verification Research
نویسنده
چکیده
A well-known example is the 2001 paper by the group of Sharad Malik at Princeton, appropriately titled “Chaff: Engineering an Efficient SAT Solver” [7]. This has become one of the most cited papers on formal verification and represents a major break-through, even though the contribution of this paper is not a new theoretical formulation. The contribution was in the exploitation of the synergy between algorithms and data-structures, most of which were known before. Yet this was a break-through in SAT solver technology, and was responsible for stimulating research that led to the majority of the recent successes of formal verification.
منابع مشابه
New developments in the theory of Gröbner bases and applications to formal verification
We present foundational work on standard bases over rings and on Boolean Gröbner bases in the framework of Boolean functions. The research was motivated by our collaboration with electrical engineers and computer scientists on problems arising from formal verification of digital circuits. In fact, algebraic modelling of formal verification problems is developed on the word-level as well as on t...
متن کاملBAT: The Bit-Level Analysis Tool
While effective methods for bit-level verification of low-level properties exist, system-level properties that entail reasoning about a significant part of the design pose a major verification challenge. We present the Bit-level Analysis Tool (BAT), a state-of-the-art decision procedure for bit-level reasoning that implements a novel collection of techniques targeted towards enabling the verifi...
متن کاملWord-level Formal Verification Using Abstract Satisfaction
With the ever-increasing complexity of hardware (HW) and SoC-based designs for mobile platforms, demand for scalable formal verification tools in the semi-conductor industry is always growing. The scalability of hardware model checking tools depends on three key factors: the design representation, the verification engine, and the proof engine. Conventional SAT-based bit-level formal property ch...
متن کاملFunction Verification of Combinational Arithmetic Circuits
FUNCTION VERIFICATION OF COMBINATIONAL ARITHMETIC CIRCUIT MAY 2015 DUO LIU B.S., JIANGNAN UNIVERSITY, WUXI, JIANGSU, CHINA M.S.E.C.E., UNIVERSITY OF MASSACHUSETTS AMHERST Directed by: Professor Maciej Ciesielski Hardware design verification is the most challenging part in overall hardware design process. It is because design size and complexity are growing very fast while the requirement for pe...
متن کاملThe Verification of a Bit-slice ALU
The verification of a bit-slice ALU has been accomplished using a mechanical theorem prover. This ALU has an n-bit design specification, which has been verified to implement its top-level specification. The ALU and top-level specifications were written in the Boyer-Moore logic. The verification was carried out with the aid of Boyer-Moore theorem prover in a hierarchical fashion.
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2010